(12)

# **EUROPEAN PATENT APPLICATION**

(43) Date of publication:

(51) Int. Cl.7: H04L 29/12, H04L 12/28

- 02.11.2000 Bulletin 2000/44
- (21) Application number: 00108805.3
- (22) Date of filing: 26.04.2000
- (84) Designated Contracting States: AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU MC NL PT SE Designated Extension States:
- AL LT LV MK RO SI (30) Priority: 29.04.1999 US 304212
- (71) Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA Tokyo 100-8310 (JP)
- (72) Inventors:
- · Akatsu, Shinii
- 2 chome, Chiyoda-Ku, Tokyo100-8310 (JP)
- Matsubara, Fernando-Masami
- Apt: 201 Santa Carla, CA 95054 (US) · Miura, Shin
- 2-chome, Chiyoda-ku, Tokyo 100-8310 (JP)
- (74) Representative: Pfenning, Melnig & Partner Mozartstrasse 17 80336 München (DE)

- Address mapping
- (57) A method for address mapping in a home entertainment network system includes receiving a self identification packet; extracting a bus identifier and a physical identifier from the self identification packet: adding a new row to an address mapping table, the new row comprising a bus identifier field, a physical identifier field, and a node unique identifier field; inserting the physical identifier and bus identifier into the respective bus identifier and physical identifier field in the new row of the address mapping table; transmitting a read request packet to a node identified by the self identification packet; receiving a read response packet, the read response packet comprising a node unique identifier: extracting one or more identifiers from the read response packet, the one or more identifiers including a node unique identifier; and inserting the one or more Identifiers into additional fields in the new row of the address mapping table.

Description

#### BACKGROUND OF THE INVENTION

# 5 Cross Reference to Related Applications

[0001] This application is related to U.S. application Ser. No. 08140,899, fleed August 25, 1998, entitled BTITMAP TRANSFER IN PLUG AND PLAY NETWORKY, U.S. application Ser. No. 08144,870, fleed August 31, 1999, entitled PLOME DIGITAL NETWORK INTERFACE\*, and U.S. application Ser. Noe. [Nex Yer segregated] (attorney docket 235/124), entitled PLOME CALEFORMY, [Not Net Assigned] (attorney docket 235/124), entitled PLOME CALEFORMY, [Not Net Assigned (attorney docket 235/124), entitled PLOME CALEFORMY, [Not Net Assigned] (attorney docket 236/124), entitled PLOME CALEFORMY, [Not Net Assigned] (attorney docket 236/124), entitled PLOME TRANSFER\*, and [Not Yet Assigned] (attorney docket 236/259), entitled PLOME TOWN TOWN TRANSFER\*, and Sed on the same day herewith, and did not which are incorporated herein by reference in their entirex.

Field of the Invention

[0002] The present invention pertains generally to the field of home entertainment systems and more specifically to communication and control technologies in home entertainment systems.

#### Background

[0003] In the past, a home entertainment system frequently consisted of simply a television set (TV) and a video cassette recorder (VCR), On or two coastal or composite cables interconnected the TV and VCR from input-o-cutput 2s and/or output-to-input respectively. However, in recont years, home entertainment systems have become increasingly complex.

[0004] Advances in home electronic devices, such as the compact disk (CD) player, digital-video disc (DVD) player, gaming systems, surround sound audio systems, hand held video cameras, etc., naturally compelled consumers to connect the additional devices to their home entertainment system. Each new device added at least two more wind (generally, power and inputicularly to the complex web of wires answhip their way in and out of the various devices.

[0005] Originally, switch boxes were employed to cut down on the complexity of the interconnections between the various devices. For example, a simple "ARB" switch box allowed a user to selectively choose one input or another, without having to disconnect and re-engage covatic aclests between the devices. As the number of devices in home entiers and interconnection or the devices becomes cumbersome and interfaces.

[0009] Notably, consumers generally desire less wires, simpler interconnect schemes and, as the functionality and sophistication of home entantainment devices increase, to dispose of the myridal individual component remote control needed to operate the respective devices, Indeed, most remote control features\* are never used (see, e.g., "The Complexity Problem: industrial Design\*, Aldantic Monthly, Vol. 271, No. 3, March 1993, p. 95); if for no other reason, this is due to the differing sequences and/or number of steps involved with the control and operation of see, hor sepective device, [0007] One solution to the alternationed control problem is proposed in U.S. Patent 5,678,390 (the "399 patent") by Schinder et al. As depicted in Fio. 1 of the "390 patent," entertainment system is contrally controlled by a personal computer. According to the Schinder et al. system, control is consolidated in the personal computer, wherein a "hub and spoke", or "star" type communication topology is employed.— Le, with all communications passing through the special computer (or hub). By this configuration, each device requires its own dedicated connection to the personal computer, such a solution may work well for tightly integrated home electronics expurement and as polisicated computer user. However, it requires an even greater number of interconnecting wires than even previously employed, (Note the number of 10/ plugs depicted in FiG. 7 of the "390 patent,"). Harther, such a system is not scalable. That is, as new devices are to be added to the system, additional corresponding adapters/controllers must be added to the personal computer.

[0008] A similar solution is proposed in U.S. Patent 5,722,04 (the "041 patent") by Freadman. Fig. 2 of the "041 patent best depicts Freadman's home entertainment system. Like Schindler et al., control is centrally located in a personal computer. Media fieeds are through a combination mattli-channel modern and analog radio frequency mixer, which connects to a number of bramminal devices through a coastal cable. Although a reduction in the number of wites is sometiments of the complete of the complete devices and sometiments. Against the devices the minutal, e.g., one device desert control another device and vice-versas.

[0009] In particular, adding a user-operated personal computer to control a home entertainment system network does not, in itself, reduce complexity. In fact, it may increase the complexity. The computer is often difficult, if not cum-

bersome to control. Hardware and software components generally need to be configured to communicate, and the devices properly initialized. Upgrades to either peripheral devices (e.g., VCRs, TVs, etc.) or the computer itself may necessitate a complete overhaul of the system operating software, thereby introducing incompatibilities and uncertainties in the system performance.

5 (0019) With regard to the myridal interconnection wires in more complex home entortainment systems, one solution is the IEEE 1394-1995 standard and its extensions IEEE 1394-1, and IEEE 1394-1, which are referred to herein as \*\*IEEE 1394-1, in one embodiment, a IEEE 1394 cable is a six strand cable: one strand for power, one strand for ground, who strands for data, and two strands for stokes used to synchronize the data strands. In an alternative embodiment, a four strand cable can be used, entiting the power and ground strands. IEEE 1394 cable also comprises a shield, which prover that electromagnetic interference. At its core, IEEE 1394 cable is essentially a high performance serial bus, having data rates as of this present writing of us to 400 megabits per second.

[0011] Advantagiously, the IEEE 1394 bus reduces the need for the myrtad wires in a home entertainment system, as the component electronic devices may be designed to receive power and communication through the IEEE 1394 cable, thereby reducing the connections needed for most devices to as few as a single cable in a beckplane bus entry of connent. The IEEE 1394-1395 standard provides a specification for aspects of the physical, link and transaction layers for implementing of the IEEE 1394 bus, including provisions for such functions as resetting, the bus, bus arbitration, node configuration, standard packet structures, initiatizing packet transmission, sending and receiving asynchronous packets, sending and receiving isorbrinous packets, stransaction control, and error detection and correction.

[0012] Communication over IEEE 1394 bus differs from many previous technologies in that it is purely digital. In particular, data carried on the IEEE 1394 bus is either digital from the source (e.g., a CD-ROM), or it must be converted by an analog-to-digital converter before being placed on the IEEE 1394 bus. Further, communication in a IEEE 1394, based system is peer-to-peer, i.e., each device (a.k.a. "node") on the IEEE 1394 bus can communicate with any other node without requiring communication/control requests to be processed through a central develocincia (e.g., as is quiried in a "client-server" type configuration). In a IEEE 1394-bused system, the controller can reside in any node, so

[0013] Challenges for proponents of IEEE 1394 have been not been so much at the lower layers of operation, that is in the physical, link and transaction tayers (although bridges between protocols and data packet structure continue to be areas of contention), but matin in the high layers of the network protocol stack, such as the application layer. Recent developments in the broadcast television and cable industries, such as thigh definition television (HDTV) and consolida-

30 tion in the cable broadcast industry are exponentially expanding the number of services and content available to consumers. To this end, interoperability between home electronic devices is strongly desired, as are common and/or standard functionality, ease of use and scalability. As such, there is a need for a system to control and manage the expanding array of devices and services that can be connected and supported, respectively, in a IEEE 1394-based home entertainment system.

SUMMARY OF THE INVENTION

[0014] In accordance with a first aspect of the present invention, a method is provided for address mapping in a network, such as, e.g., an IEEE 1394 based home entertainment network, which includes

receiving a self identification packet:

extracting a bus identifier and a physical identifier from the self identification packet;

adding a new row to an address mapping table, the new row comprising a bus identifier field, a physical identifier field, and a node unique identifier field:

inserting the physical identifier and bus identifier into the respective bus identifier and physical identifier field in the new row of the address mapping table;

transmitting a read request packet to a node identified by the self identification packet;

receiving a read response packet, the read response packet comprising a node unique identifier;

extracting one or more identifiers from the read response packet, the one or more identifiers including a node unique identifier; and

inserting the one or more identifiers into additional fields in the new row of the address mapping table.

[0015] As will be apparent to those skilled in the art, other and further aspects and advantages of the present invention will appear hereinafter.

BRIEF DESCRIPTION OF THE DRAWINGS

[0016] Preferred embodiments of the present invention are illustrated by way of example, and not by way or limita-

tion, in the figures of the accompanying drawings, in which like reference numerals refer to like components, and in

- FIG. 1 depicts an exemplary IEEE 1394 module architecture:
- FIG. 2 depicts a exemplary IEEE 1394 network topology:
  - FIG. 3 depicts an exemplary cable-based IEEE 1394 topology;
  - FIG. 4 depicts an exemplary IEEE 1394 node protocol stack;
  - FIG. 5 depicts a home gateway bridging multiple external service providers with a IEEE 1394-based network;
- FIG. 6 is a functional block diagram of the home gateway of FIG. 5;
- FIG. 7 is an alternate block diagram of the home gateway, illustrating hardware components;
  - FIG. 8 is block diagram illustrating a firmware stack for the home gateway;
  - FIG. 9 depicts a protocol stack for MPEG transport over the IEEE 1394-based home entertainment system network of FIG. 5:
  - FIG. 10 depicts a protocol stack for IP routing over the home entertainment system network of FIG. 5:
  - FIG. 11 depicts a protocol stack for IP plug-and-play and DNS/DHCP routing over the home entertainment system network of FIG. 5:
  - FIG. 12 depicts a protocol stack for bitmap display data transfer between devices of the home entertainment system of FIG 5:
  - FIG. 16 depicts an address mapping table; and
- FIG. 22 is a flowchart depicting the acts for generating and maintaining an address mapping table.

# DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

The IEEE 1394-1995 standard, which is hereby fully incorporated herein by reference for all that it describes and teaches, provides background information for the following description and figures in the accompanying drawings. In particular, selected portions of the IEEE 1394-1995 standard are described with reference to FIGS. 1 through 4.

# IEEE 1394 OVERVIEW

- 30 [0018] FIG. 1 depicts an exemplary IEEE 1394 module 100, which comprises a plurality of addressable nodes 104. Each node 104 may comprise a processor unit 108 and an I/O unit 112 interconnected via a local bus 128. Alternatively, a node 104 may comprise a memory unit 116. Each node 104 connects in a IEEE 1394 carrier 120 via a respective bus connector 124.
- [0019] FIG. 2 depicts exemplary IEEE 1394 physical network topology 200, which comprises two IEEE 1394 "back-35 plane environments" 216 respectively bridged to a IEEE 1394 "cable environment" 212.
- In a backplane environment 216 the physical topology is a multidrop bus 215. The physical media includes two, single ended conductors that run the length of the backplane and have connectors distributed thereon for connecting a plurality of IEEE 1394 nodes 104.
- In a cable environment 212, the physical topology is a "noncyclic" network (meaning that closed loops are not supported) with finite branches and extent. Respective IEEE 1394 cables 220 connect together ports 208 on different nodes 104. Each port 208 typically comprises terminators, transcelvers, and arbitration logic circuitry (not shown). The cables 220 and ports 208 function, in part, as cable repeaters, which repeat signals incident thereon to an adjacent node 104. This repeating feature allows nodes 104 in the cable environment 212 to simulate a single, logical bus. When two differing IEEE 1394 buses are connected together, e.g., in a backplane environment 216 or in a cable environment 45 212, a bridge 204 is used to convert communications between the different network environments.
- [0022] In accordance with the IEEE 1394 standard, a sixty-four bit addressing scheme is employed by the IEEE 1394 network 200. The upper sixteen bits of each address represent the "node\_ID". The most significant ten bits of the node\_ID identify the particular logical bus or "bus\_ID" (e.g., bus 215) in the overall IEEE 1394 network 200. Thus, up to one thousand twenty three buses can be employed in the IEEE 1394 network 200. The next most significant six bits
- so of the node\_ID represent a particular node's physical address or "physical\_ID". Sixty-three independently addressable nodes (e.g., nodes 104) can reside on a particular IEEE 1394 bus (e.g., bus 215). Various portions of the remaining forty-eight bits of address space are allocated for specific resources, either to a particular bus, or a particular node. FIG. 3 depicts an exemplary IEEE 1394 cable topology 300. In accordance with this configuration, a number of nodes 104 are "daisy-chained" together between ports 208 by respective IEEE 1394 cables 304. Each node 104 acts
- as a repeater, repeating signals between one port 208 to the next port so they can be transmitted over the cables 304 between the respective nodes 104.
  - FIG. 4 depicts a protocol stack 400 illustrating the relationships between the hardware and software components within an exemplary IEEE 1394 node 104. In particular, four layers are depicted in the protocol stack 400: trans-

action layer 404, link layer 408, physical layer 412, and serial bus management layer 416. Additional layers (not shown), such as an application layer, may also be included in the protocol stack 400.

[0025] In particular, the transaction layer 404 defines a complete request-response protocol to perform bus transactions to support read, write and lock operations. The transaction layer 404 also provides a path for isochronous management data to get to the serial bus management layer 416.

[0926] The link layer 408 provides for one-way data transfer with confirmation of request (i.e., an "acknowledged datagram") service to the transaction layer 404. More particularly, the link layer 408 provides addressing, data checking and data framing for packet transmission and neception, and also provides an isochronous data transfer service directly to the application. This includes generation of fining and synchronization signals (e.g., a "cycle signal").

p [0627] The physical layer 412 translates logical symbols used by link layer 408 line declinal signals for output onto a IEEE 1394 cable. The physical layer 412 also provides an arbitration service to ensure that only one node at a time is sending data. In a preferred embodiment, the physical layer 412 provides data resynch and repeat service, as well as automatic bus initialization.

[0028] The serial bus management layer 416 provides bus management, isochronous resource management and node control. For example, in the cable environment 212 of FiG. 2, the serial bus management leyer's 416 isochronous resource manager 420 grants he resources necessary for the respective nodes 104 to allocate and deatlocate cooperatively the isochronous resources, channels and bandwidth necessary for efficient and orderly isochronous operations.

[0029] A bus manager 424 provides services, such as performance optimization, power and speed management and topology management to other nodes, 104 on the bus. Finally, a node controller 428 manages all control and status registers needed by the nodes 104 on the bus, and communicates with the physical layer 412, the link layer 408, the transaction layer 404 and one or more other application layers (not shown).

# HOME ENTERTAINMENT AND HOME OFFICE SYSTEM

[0030] FIG. 5 depicts a home gateway 504 bridging multiple external service providers to a preferred home entertainment and home office system network, referred hereafter as Thome entertainment system network's 500. The home entertainment system network 500 is connected by an IEEE 1394 bus 568, which is preferably configured in a cable environment (described above with reference to FIGS. 2-3). In particular, a series of dissy-chalend, IEEE 1394 deables 502 Interconnect between ports of various electronics components of the home entertainment system 500 to form the IEEE 1394 bus 568. For example, a 17 508, a stereo 512. a VCR 516 and a IVID 620 are connected to severe

EEE 1394 bus 598. For example, a TV 508, a stereo 512, a VCR 514 and DV 502 or connected. In another chair 542, a personal computer 524, a pritter 528, and a digital camera 534 are connected. In another chair 542, a personal computer 524, a pritter 528, and a digital camera 534 are connected. [0831] Each of the respective chairs 650 and 654 of electronic components are connected to the home gateway.

504, which acts as a bridge between one or more external networks and the respective internal network chains 560 and 564, (i.e., as opposed to a bridge between two different bus environments). For example, the home gateway 504 is capable of receiving media feeds from a seatellite 552 via a seatellite receiver 504, a broadcast tower 569 via an enternal 544, as well as feeds from local land lines 592 (e.g. copper twisted pair, coaxial or fiber optic cable) via a coaxial cable receiver 566, respectively, (Notice stillough the various collever 546, fiber optic cable or receiver 556, respectively, (Notice stillough the various or collever 546, fiber optic cable of the home gateway 504, the actual receivers or receptacles can be contained within the form gateway 504 as well. They are shown outside of the home gateway 504 via lituration purposes only.)

[0032] The TV 508 preferably includes an internal television stapter that converts data from the IEEE 1394 but 502 to NTSC (Videnace Television Systems Committee) video as a committee of the Co

# 50 HOME GATEWAY

25

[0033] FIG. 6 depicts a functional block diagram for the home gateway 504, as well as for the components communicatively coupled to the home gateway 504.

[00:41] The gateway 504 comprises one or more interfaces to communicate over an access network 644 through which respective services are provided. For example, services from an internet access provided ("IAP") or internet service provider ("ISP") 640, or from a video service provider ("ISP") 646 can be provided by connecting the respective home gateway interface, e.g., winterest interface "Tartesfrate Broadcast I/F" 650, "Satellite I/F" 662, asynchronous digital subscriber line interface "ADSL I/F" 650, asynchronous transfer mode interface "ADSL I/F" 650, "Only 10 files of the interface "ADSL I/F" 650, asynchronous transfer mode interface "ADSL I/F" 650, "Only 10 files of the interface" ADSL I/F" 650, asynchronous transfer mode interface "ADSL I/F" 650, asynchronous transfer.

interface "HFC UF" 664, to the access network 644 via an appropriate network link, (e.g., terrestrial link 618, satellite link 620, telephone link 626, floer link 628 or coaxial link 623, respectively). According to one preferred embodiment, adapter sides on the home gateway 504 receive one or more of the above inforfaces. Such an embodiment provides for a flexible reconfiguration when new or upgraded communications technologies/hardware are connected to the home entertainment system 500.

[0035] A variety of applications are possible over the access network 644 from either the IAP/ISP 640 and/or the VSP 648, such as internet surfing, IMFEG video streams (standard and high definition television), network gaming, an electronic program guide "EPG", and home network control. Accordingly, the home gateway 504 includes hardware and software to enable home-user IP routing 668, IMFEG2 stream handling (including on-screen display "OSD" and EPG processing) 672, access network communication control 676, home network control/management 630, and other resident or downloadable functions 692 such as gaming, home automation and directory services. To this end, the firmware stack for the home gateway 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below with reference to FIGS. 9 through 504 is described below the forence to FIGS. 9 through 504 is described below the forence to FIGS. 9 through 504 is described below the forence to FIGS. 9 through 504 is described below the forence to FIGS. 9 through 504 is described below 604 in FIGS. 9 through 504 is described below 604 in FIGS. 9 through 504 is described below 604 in FIGS. 9 through 504 in FIGS. 9

[0036] The 1394 interface 684 is a necessary component of the home gateway 504 and it is used in conjunction to with the network protocols described with retenence to FIGS. 9-12. The 1394 interface 694 acts as a bridge between the external network protocols and the IEEE 1394 compliant bus which forms the internal network. For example, the 1394 IMF 684 supports an IP over 1394 limit 612 and an IMFEC over 1394 limit 612 high an analog or a digital signal for a tel-evision 6039.

29 [0937] As illustrated in FIG. 7, one embodiment of the home gateway 504 includes a power supply circuit 748, a reset circuit 752, a contral processing unit "CPU" 704, a local bus 706, a PCI bridge & peripheral controller 708, non-votalitie memory (e.g., DRAM 712 and FLASH 716), volatile memory (e.g., DRAM 720), an RS22 interconnect, and a PCI bus 724. Connected to the PCI bus 724 are an ATM LSI interface 728, which provides an ATM bridge and other functionality to the home gateway 504, a synchronous optical network ("SONE") Inflareface 732, which connects to an optical carrier 3 ("OC-3") level port, a 1394 LINK LSI 736, a 1394 PHY LSI, with three IEEE 1394 ports, and a register, LED and dip-activith unit 744.

[0038] Off-the-shelf hardware components are preferrably employed in the home gateway 504. For example, a presently preferred hardware component specification is set forth in Table 1. Where a particular manufacturer's product is preferred, it is socilled.

Table 1

35

		idolo i
	CPU	NR4650 133MHz (NKK Micro Devices)
	DRAM	8 MB
1	ROM	128 kB
	FLASH	4 MB
1	PCI Bridge & Peripheral Controller	NR4650-PSC (NKK Micro Devices)
1	1394 LINK LSI	MD8411 (Fujl Film Micro Device)
	1394 PHY LSI	MD8401 (Fuji Film Micro Device)
	ATM LSI	LASAR-155 (PMC-Sierra)
l	Internal Bus	PCI

[0039] The CPU 704, ROM 712, FLASH 716, RS232 724 and DRAM 720 are communicatively coupled to each other via PCI bridge & peripheral controller 708 and local bus 706. The PCI bridge & peripheral controller 708 is also connected to the PCI bus 724. The PCI bus 724 is, in turn, connected to the ATM LSI 728, the 1394 LINK LSI 736 and register, LED and dip-awticut unit 744.

[9040] FIG. 8 depicts a firmware stack 800, employed by the home garevay 504. An operating system (OS) kernel 804 resides at the core of the firmware stack 800, and communicates with a service controller 808, system management 912, ATM 6479 et 816 and 1394 driver 820. The ATM driver 816 communicates with the service controller 808, the service 1394 driver 820 and various hardware components 824 (i.e., physical electronics components in the home entertainment system 500.) Similarly, the 1394 driver 820 communicates with the service controller 808, ATM driver 818 and hardware 200 controller 808.

[0041] System management 812 includes functions for initialization, self-diagnostics, system health checking and

debugging. Service controller 808 includes functions for MPEG TS and EPG filtering and multicasting, IP routing and terminal functions, MPEG over the 1394 bus and MPEG over ATM, as well as IP over 1394 bus and IP over ATM, address mapping, home network service command and control (e.g., MPEG service control, TV Image control, remote handling, and camera control), and other functions (e.g., gaming, home automation, and directory services)

[0042] The 1394 driver 820 realizes asynchronous data transmission, isochronous data transmission, physical layer control packet transmission, bus reset and control, root and cycle master processing, configuration status register and configuration ROM handling, bus management and address mapping table updates, whereas the ATM driver 816 realizes ATM pack transmission and ATM permanent virtual connection ("PVC") establishment and release.

[0043] The OS kernel 804 provides for task switching, message queue and delivery, Interrupt handling, timer management and memory management. Also, the OS kernel 804 provides the electronic device interoperability functions which are used to control home gateway 504.

[0044] The hardware 824 represents the physical layer, or lowest layer, of the firmware stack 800.

# PROTOCOL STACKS

. 15

[0045] FIGS. 9 through 12 depict various aspects of the protocol stacks employed between the respective external networks, the home gateway and the internal networks), which periation to the home entertainment system network. FIGS. 9-11 pertain to the home gateway 504, FIG. 12 pertains to the protocol stack between home electronic devices located on the home entertainment system network.

20 [0046] Commonly shown in FIGS. 9-12 is an external network 904, a bridge 908, and an intermal network (i.d., IEEE 1334 bus) p121. The external network 904 can comprise an MPEG network 916 (e.g., a sight videos service provider), and an IP network 920 (e.g., the "Intermet"). An access network 924 connects to both the NPEG network 192 network 920, According to one embodiment, the access network 924 can intermet access provider (IPEG) and the network 924, and intermet access provider from the external network 924 from ATM packets to an IEEE 1394 format, which can be forwarded to the Internal network 912. The internal network 924 from ATM packets to an IEEE 1394 format, which can be forwarded to the Internal network 912. The Internal network 912 comprises a television adapter 932 and a standard or high definition television 936 or alternative via single unit incorporating a 1394 node and a television) and a personal computer 946. The protocol stacks are depicted in FIGS 9-12 under the portion of the overall system to which they correspond.

30 [0047] FIG. 9 depicts the protocol stack 900 according to ATM data transmission from an MPEG network 916 to a TV adapter 932.

[9048] MPEG data is formatted at the MPEG network 916 from MPEG TS ("transport stream") protocol or control command ("CTRL COM") 956 to ATM adaption layer 5 ("AALS") 952. From AAL5, the data is converted to ATM data 943, and from ATM 948 it is converted to synchronous optical network "SONET" protocol 944. An ATM network is proserred at the lowest layer, given its high reliability, but in alternative embodiments, a different carrier can be employed (e.g., by replacing the ATM layers).

[0049] From the access network 924, data is received at the home gateway 504. At the home pateway 504, the communications from the settemal network are converted (or "nitiogen") from an ATM protocol to an IEEE 1384 protocol and Additional protocol layer conversions are shown in FiG.9, including IEC 61883 964, which formats MFEC data protect 1394 communication and is further described in International Electrotechnical Commission Standard 61833 entitled "Digital Interface for Consumer Audio/Visual Equipment" and which is publicly available from the IEC (www.lsc.org). IEEE 1394 protocol 988, is described in the IEEE 1394-1995 standard.

[0650] From the gateway 908, data is sent via IEEE 1394 protocol to the internal network 912, where it is subsequently converted back into an MPEG fransport stream for presentation playback on a video display unit. It is further possible with TV adapter 932 to convert the data to an analog signal cable of providing audiovisual data to a standard or high definition television set. Preferably, however, TV 936 is capable of supporting MPEG data.

[9051] FIG. 10 depicts protocol stack 1000 according to IP data transmission from IP network 920 to PC 946. The transmission control protocol (TCPP) or seer datagam protocol (TUDP) 1008, which are described in publicly available documents intermet RFC 793 and Intermet RFC 768 respectively, are layered over intermet protocol (TP) 1004, which is described in Intermet RFC 791. This facilitates transmission of packet data from an intermet (e.g., the Intermet or World-Vifide Web). At the home gateway 504 and PO edd, an IP over 1394 protocol 1012, described in Intermet Engineering Task Forco ("IETP") document "TP4 over IEEE 1394", by Peter Johansson and available at http://www.letf.org\) is employed. The IETF document "TP4 over IEEE 1394" is incorporated herein by reference in its entirety. The protocol stack 1000 is especially advantageous for finding or exploring content on the World-Vifide Web and Intermet.

[9052] FIG. 11 illustrates a protocol stack 1900 for TCP/IP data transmission from the IP network 920 to the PC 946. In order to facilitate automatic setup and IP address assignments, the protocol stack 1710 supports a domain name system ("DNS"), as described in Internet RFCs 1034 and 1935, and dynamic host configuration protocol CPHCP1.

[9053] FIG. 12 illustrates a protocol stack 1200 for bitmap transfer between devices (e.g., from the home gateway 504 or PC 946 to the V2 daughter 932) over the internal network 912. The protocol stack 1200 employs additional and previously non-described protocol "DD-Connect Asylam" 1204. The "bitmap transfer" protocol is described in U.S. application Ser. No. [Not Yet Assigned] (attorney docket no. 236/259), entitled "BITMAP TRANSFER", which has been incorporated herein by reference in its entitlety. The "AP" protocol 1208 is simply the particular protocol used at the application layer (e.g., a display protocol or a mouse protocol.

# ADDRESS MAPPING

10 [0054] FIG. 16 depicts an exemplary address mapping table 1900. The address mapping table 1600 preferably comprises at least four columns and as many rows as there are devices on the home entertainment network 500. The address mapping table 1600 is preferably partitioned into three distinct sections. The first section 1620 comprises IEEE 1396 service data, the second section 1624 comprises MPEG service data, and a third section 1626 comprises IP services data. Each section 1620 in the preferable 1620 in the preferabl

[9955] In the IEEE 1394 section 1620 the first column is the node unique ID column 1604, the node unique ID is permanently encoded into the hardware or ROM of the node 104. The next group of columns are node attribute columns 1602. The node attribute columns 1602. The node attribute columns from column 1609, which identifies a particular node by a resident of programmed name that is stored in the node, a node ID column 1612, which contains a dynamically assigned 164 th node. [I.b. node type column 1616, and no IP address column 1617.]

[0056] In the MPEG service section 1010, and an irreduces column 1618.

[1056] In the MPEG service section 1624, the first column is the AM MPPUCO column 1632, the next column is the MPEG information column 1634, the third column is the isochronous channel column 1640 and the last column is the node unique 100 column 1604.

[0057] In the IP service section 1628, the first column is the ATM VPI/VCI column 1632, the next column is the IP address column 1618, the third column is the node\_ID column 1612, and the last column is the node unique ID column 1604.

[9059] The address mapping table 1600 is created by the IEEE 1394 driver (e.g., IEEE 1394 driver 816 shown in FIG. 8) when a but need occur. The IEEE 1394 driver receives a response from each node in the IEEE 1394 bus (e.g., IEEE 1394 bus 568 shown in FIG. 5) identifying the node's node unique ID and other information. Based on the information

30 mation received from the node, the IEEE 1394 driver adds the node unique ID to the address mapping table 1600 and then queries the particular node for additional information (e.g., common name, node capabilities and IP address). The IEEE 1394 driver assigns a valve to node. ID column 1612 for the node.
[0059] FIG. 22 is a flowchart depicting the acts for generating and maintaining the address mapping table 1600.

The acts are performed by a "managing node" residing on the home entertainment network system 500 and, more performed by the home gateway 504. The node managing the address mapping table 1600 is generally pre-selected. However, it can be dynamically changed either in response be use reset, or by express instruction from a user. In either event, the functionality for generating and maintaining the address mapping table 1600 is embedded into the IEEE 1394 driver 820.

[9069] At the outset of the address mapping process, a trigger is received which causes the address mapping table or 1600 to be generated. The trigger is either an internal or external trigger, relative to the managing node, such as a bus reset command. The bus reset can occur as result of an explicit instruction from the firmware — such as in response to the EEE 1394 driver 820 detecting a new node added to the home entertainment network system 500. The trigger is shown as a bus reset in Fio. 22, ad 2200.

[0661] After receiving a trigger, the processing continues to act 2204, where a self-identification posted is neceiving by the managing mode. The self-identification protect comprises sidene-bit address information referred to above as a "node\_ID". The node\_ID, more particularly the ten-bit bus\_ID and the six-bit physical\_ID, is extracted from the self-identification packet at act 2208.

[0062] In act 2212, a new row is added to the address mapping table 1600. The data extracted at act 2208 is filled into the bus\_ID and physica. I] Diefels in act 2216. In a preferred embodiment, the two fields are a single sixteen-bit address space – Le., the node ID column fel12.

[0063] In act 2220, the managing node prepares and transmits an asynchronous read request addressed to the node identified by the node [ID received at act 2204. In response to the asynchronous read request, the managing node receives an asynchronous read read response at act 2224. The asynchronous read response comprises at least a node request in the response comprises at least a node and read and a common name.

[0664] In act 2228, the node unique ID and, according to a presently preferred embodiment, the additional node attribute information, are extracted from the asynchronous read response received at act 2224. In act 2232, the node unique ID is filled into the node unique ID column of the address mapping table follon, in a preferred embodiment, the

additional node attribute information is also filled into a corresponding column of the address mapping table 1600. In the event that a partitioned address mapping table 1600 is used, the rows of the address mapping table 1600 are logically separated corresponding to the type of service the data in the row pertains to, for example. IEEE 1394 service. ATM service, or MPEG service. In such an embodiment, the node attribute information identifies which partition the node information corresponds to. In another embodiment, redundant data is stored in mini service tables within the primary address mapping table 1600.

[0065] Finally, in act 2236, a test is performed to determine whether any new node self-ID packets have been received by the managing node. If any new node self-ID packets have been received, then processing continues to step 220s. If no new node self-ID packets have been neceived, then processing onto

[0066] In the broader spirit of the Invention, the steps described above can be handled in a batch mode, wherein after a bus reset (i.e., act 2200), a collection period elapses during which node self-ID packets are received and queued into a list in memory by the managing node. In such an embodrent, the processing of node self-IDs and the statament of node unique IDs and node attribute information can be handled from the queued list in an incremental fashion. The test, therefore, in act 223b becomes whether any additional self-ID packets need to be processed.

15 [0067] When a command directed toward a particular node in the home entertainment network system 500 is received, the command is related to the particular bus. [D and a physical [D (or node [D) using the address mapping table 1600. The managing node then uses the particular bus. [D and physical ID to address (or direct) the received command to a particular node in the home entertainment network system 500.

[0068] The methods and processes described herein are preferably performed by one or more processors executing one or more sequence of instructions stored on a computer-readable medium, such as a perelstant disk, a CD-ROM, a floppy disk, a volatile memory (e.g., a nodom access memory PAMP), or a non-votable memory (e.g., a nodom access memory PAMP), or an on-votable memory (e.g., a node of second processes of the methods and processes described herein can be implemented via hardware proporties such as TTL logic, or gate arrays. Furthermore, if a preference for a firmware level, e.g., a lower level programmic implementation of a software component that is, generally, stored in ROM, or an application level, e.g., a higher level programmic implementation of a software component that runs over firmware, an operating system kernel, and/or server processes, software component is desired, then that preference is specified, if no preference is specified, if no preference is specified, if no preference is specified, but not the preference is specified, but the preference is specifi

#### Claims

- 1. A method for address mapping in a network system, comprising:
- 36 receiving a self Identification packet:
  - extracting a bus identifier and a physical identifier from the self identification packet;
  - adding a new row to an address mapping table, the new row comprising a bus identifier field, a physical identifier field, and a node unique identifier field;
  - Inserting the physical Identifier and the bus identifier into the respective bus identifier field and physical Identifier field in the new row of the address mapping table:
    - transmitting a read request packet to a node identified by the self identification packet;
    - receiving a read response packet, the read response packet comprising a node unique identifier; extracting one or more identifiers from the read response packet, the one or more identifiers including a node
- unique identifier; and
- inserting the one or more identifiers into additional fields in the new row of the address mapping table.
  - The method of claim 1, the read response packet further comprising node attribute Information, the method further comprising adding the node attribute Information to one or more fields in the new row of the address mapping table.
- 30 3. The method of claim 1, further comprising partitioning a plurality of unique records into three or more logically distinct sections including:
  - an IEEE 1394 bus service section; an MPEG service section; and
  - an IP service section.
    - 4. The method of claim 1, further comprising:

receiving a command pertaining to a particular node in the network system;

relating the command to a particular bus identifier and physical identifier using the address mapping table; and sending the command to the particular node using the particular bus identifier and physical identifier.

- The method of claim 1, wherein the transmitting and receiving acts are performed via an IEEE 1394 bus.
  - 6. The method of claim 1, wherein the network system comprises a home entertainment system.
- A computer readable medium having stored thereon sequences of instructions for causing one or more processors
  to perform the acts of:

receiving a self identification packet:

extracting a bus identifier and a physical identifier from the self identification packet;

adding a new row to an address mapping table, the new row comprising a bus identifier field, a physical identifier field, and a node unique identifier field;

inserting the physical Identifier and the bus Identifier into the respective bus Identifier field and physical Identifier field in the new row of the address mapping table;

transmitting a read request packet to a node Identified by the self identification packet

receiving a read response packet, the read response packet comprising a node unique identifier; extracting one or more identifiers from the read response packet, the one or more identifiers including a node unique identifier and

inserting the one or more identifiers into additional fields in the new row of the address mapping table.

8. The computer readable medium of claim 7, further comprising sequences of instruction for causing the one or more processors to perform the act of partitioning a plurality of unique records into three or more logically distinct sections, including:

an IEEE 1394 bus service section;

an MPEG service section; and

an IP service section.

15

35

50


55


The computer readable medium of claim 7, further comprising sequences of instruction for causing the one or more processors to perform the acts of:


receiving a command partaining to a particular node in the network system; relating the command to a particular bus identifier and physical identifier using the address mapping table; and senting the command to the particular node using the particular bus identifier and physical identifier.


10. The computer readable medium of claim 7, wherein the sequences of instructions cause the one or more processors to perform the acts of transmitting and receiving via an IEEE 1394 bus.














FIG. 5







FIG. 6












פ



20






FIG. 11

FIG. 12








FIG. 22

# Europäisches Patentamt European Patent Office Office européen des brevets



(12)

# **EUROPEAN PATENT APPLICATION**

(88) Date of publication A3: 12.03.2003 Bulletin 2003/11 (51) Int Cl.7: H04L 29/12, H04L 12/28

(43) Date of publication A2: 02,11.2000 Bulletin 2000/44

(21) Application number: 00108805.3

(22) Date of filing: 26.04.2000

(84) Designated Contracting States:

AT BE CH CY DE DK ES FI FR GB GR IE IT LI LU
MC NL PT SE

Designated Extension States:
AL IT LV MK RO SI

(30) Priority: 29.04.1999 US 304212

(71) Applicant: MITSUBISHI DENKI KABUSHIKI KAISHA Tokyo 100-8310 (JP) (72) Inventors:

- Akatsu, Shinji
   chome, Chiyoda-Ku, Tokyo 100-8310 (JP)
- Matsubara, Fernando-Masami Apt: 201 Santa Carla, CA 95054 (US)
   Miura, Shin
- 2-chome, Chlyoda-ku, Tokyo 100-8310 (JP)
- (74) Representative: Pfenning, Meinig & Partner Mozartstrasse 17 80336 München (DE)

(54) Address mapping

(57) A method for address mapping in a home entertalment network system includes receiving a selidentification packet, extracting a bus identifier and a physical identifier from the self identification and a physical identifier from the self identification packet, adding a new row to an address mapping table, the new row comprising a bus identifier field, a physical identifier field, and a node unique identifier field; inserting the physical identifier and bus identifier into the respect bus identifier and physical identifier field in the new row of the address mapping table; transmitting a read request packet to a node identified by the self identification packet; receiving a read response packet, the receiving a read response packet, the receiving a node unique identifier; excrepance packet comprising a node unique identifier; excreasing one or more identifier from the read response packet, the one or more identifier including a node unique identifier and inserting the one or more identifier including a node of the one of the one of the one or more identifier and inserting the one of the other identifiers and inserting the other identifiers and inserting the other identifiers and inserting the other identifiers are inserted in the other identifiers and inserting the other identifiers are inserted in the other identifiers and inserting the other identifiers are identified in the other identifiers in the other identifiers are identified in the other identifiers in the oth



European Patent Office

#### **EUROPEAN SEARCH REPORT**

Application Number EP 90 10 8805

		DERED TO BE RELEVANT				
Category	Citation of document with of refevent pass	indication, where appropriate, ages	Rolevent to olaim	CLASSIFICATION OF THE APPLICATION (Int.Cl.7)		
x	US 5 764 930 A (ST.	AATS ERIK P)	1.4.5.7	H04L29/12		
	9 June 1998 (1998-		9,10	H04L12/2B		
γ	* column 2. line 6	2,3,6,8	1.0 122,20			
	* column 4, line 4 * column 5, line 4					
	* column 5 line 4	1	ł			
	* column 5, line 4	1	1			
	* column 7, line 6	1	1			
	* column 8, line 3	5 - line 41 *	1			
	* figures 1,2 *	1	1			
	rigures 1,2			1		
X.P	EP 8 932 275 A (SO)	NY ELECTRONICS INC)	1,2,4-7	1		
,.	28 July 1999 (1999	9,10	1			
	* paragraph [0001]	*	12,10	1		
	* paragraphs [0051]	1 [8852] *	1	i .		
1	* paragraphs [0116	1-T01101 *	1	1		
i	* paragraphs [0116 * paragraphs [0130	1 101211 *	1	1		
	* paragraph [0134]	1	1			
- 1	* figures 11A,13,1	5A *	1	i .		
- 1			ł			
γ	EP 0 837 579 A (TO	KYO SHIBAURA ELECTRIC	2,3,6,8			
- 1	CO) 22 April 1998 * column 1, line 7	1	TECHNICAL FIELDS SEARCHED (INLCL7)			
- 1	* column 1, line 7	- line 33 *	1	SEATONED (MCCL7)		
- 1	* column 5, line 4:	1	HO4L			
- 1	* column 20, line !	l	H04N			
- 1	* column 22, line !	1	G11B			
- 1	* figures 3,4,6 *	1				
ا ۱	PIECE Standard for	r a High Performance	1-10	· .		
^ 1	Serial Bus"	a night remonlance				
- 1	1996 , THE INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC. , NEW YORK, USA XP002225609					
1				ł .		
ı				1		
	ISBN: 1-55937-583-3	1	i			
- 1	* page 37 - page 38	1	i			
- 1	* page 203 - page 2	l				
- 1	page too - page t	i i				
- 1		-/	Ì	1		
- 1			1	}		
- 1			l	1		
		1	-			
	The present search report has	been drawn up for all claims	1			
	Place of search Date of completion of the search		٦	Exercises		
	MUNICH	14 January 2003	Hor	man, P		
CA	TEGORY OF CITED DOCUMENTS	T : theory or principle E : earlier patent doe	underlying the	invention		
X : parti	sularly relevant I taken alone	E : earlier patent doc after the filing date	ument, but publ	shed on, or		
Y:perti	sularly relevent if taken elone sularly relevent if combined with enot	her D: document ofted is				
A : tech	ment of the earne ontegory sological background	L : document cited for	e other research			
0:000	no logical background written disclosure mediate document	& : member of the us	ene peterd femily	, oorresponding		
			dosument			



European Pate Office

#### **EUROPEAN SEARCH REPORT**

Application Number EP 00 10 8805

	OCUMENTS CONSIDERE			
Category	Citation of document with indication of relevant passages	n, where appropriate,	Relevant to olaim	CLASSIFICATION OF THE APPLICATION (Int.CL7)
	MICKELSREN J : "THE F FIRENIES"  I ELES SPECTRUM, IEEE INC Vol. 34, no. 4, 1, 26265139  State of the state of	. NEW YORK, US, 1997 (1997-04-01).	10 design	TECHNICAL PELIDS  EEAHOLED (Inc.C.)
	The present search report has been drawn up for all claims			
	Place of search Date of completion of the search		7	Examinés .
	HUNICH	14 January 2003	4 January 2003 Homan, P	
X : partio	VEGORY OF CITED DOCUMENTS T: theory or principle industry relevant I brive a show industry relevant I contributed with another created the a same configure relevant I be a same configure Treated the contributed the configuration of the same		rederlying the in next, but public he application other researce	vention hed on, or

# ANNEX TO THE EUROPEAN SEARCH REPORT ON EUROPEAN PATENT APPLICATION NO.

EP 00 18 8805

This ennex lists the patent family members relating to the patent documents sited in the above-mentioned European seen The members are as contained in the European Patent Office EDP file or The European Patent Office is in no way faith of these particulars which are merely given for the purpose of information.

14-01-2003

	Patent docume cited in search re	nt port	Publication date		Patent family member(s)	Publication date
US	5764930	A	09-06-1998	NONE		
ΕP	0932275	A	28-07-1999	US EP JP	6038625 A 0932275 A2 11275117 A	14-93-2696 28-87-1999 88-18-1999
EP			22-04-1998	JP EP	10126423 A 0837579 A2	15-05-1998 22-04-1998

For more details about this annex: see Official Journal of the European Patent Office, No. 12/82